



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/738,267	12/15/2000	Alson Kemp	TRIPP013	1642
22434	7590	06/15/2004	EXAMINER	
BEYER WEAVER & THOMAS LLP			NGUYEN, DANNY	
P.O. BOX 778			ART UNIT	PAPER NUMBER
BERKELEY, CA 94704-0778			2836	

DATE MAILED: 06/15/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	09/738,267	KEMP ET AL. <i>ek</i>
Examiner	Art Unit	
Danny Nguyen	2836	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

1) Responsive to communication(s) filed on 19 March 2004.  
 2a) This action is **FINAL**.                                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

4) Claim(s) 1-7 and 10-12 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-7, 10-12 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
 Paper No(s)/Mail Date \_\_\_\_\_

4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_\_.  
 5) Notice of Informal Patent Application (PTO-152)  
 6) Other: \_\_\_\_\_.

## DETAILED ACTION

### ***Response to Arguments***

1. Applicant's arguments with respect to claims 1, 10, 11 have been considered but are moot in view of the new ground(s) of rejection.

Regarding claim 12, Applicant argued that Edwards does not disclose a three terminal bucking regulator configured as a voltage controlled current source. However, Edwards states that if the input voltage (4) exceeds the desired level due to the low voltage load (12), the regulator (16) reduces the signals applied to the base of the transistor ((32) so as to reduce the current. If the input voltage (4) falls below the predetermined level due to the high voltage load (12), the regulator (16) continues applied the signals to the base of the transistor (32) so as to increase the current to the load (such as col. 3, lines 5-30). Thus, as the input voltage (4) changes due to the load conditions, the regulator (16) will decrease or increase current to maintain the voltage at the output (12) at the safety level. Therefore, the regulator (16) of Edwards which comprises three terminals (e.g. 18, 20, 28) is configured as a three terminal bucking regulator configured as a voltage controlled current source.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 2, 6, 7, 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Edwards (USPN 5,025,203).

Regarding to claims 1, 2, 6, 10, Edwards discloses an over-voltage protection circuit (see fig. 1) comprises a switch circuitry (such as 32) connected to and passing current between an input voltage node (4) and a supply voltage node (12), switch control circuitry (such as 16) for sensing the supply voltage and regulating current flow through the switch circuitry in response thereto, wherein the switch control circuitry comprises a three terminal regulator (e.g. 18, 20, 28) configured as a voltage controlled current source to provide a control signal to control the switching circuit (e.g. col. 3, lines 5-30), wherein an output of the regulator (e.g. 20) coupled to the supply voltage (12) such that a change in the supply voltage varies an output current from the regulator, and thereby varies an input current to the regulator from the control signal (18) is generated.

Regarding to claim 7, Edwards discloses a divider (22, 24 of the regulator 16) for sensing the supply voltage (12).

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. Claims 11, 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Edwards (USPN 5,025,203) in view of Neahr II et al (USPN 4,757,542). Edwards discloses an automobile audio system an over-voltage protection circuit (see fig. 1 and col. 6, lines 6-12) comprises over-voltage protection circuitry disposed between a battery (4) and a supply voltage (12), switch circuitry (10) connected to and passing current between an input voltage (4) and a supply voltage (12), switch control circuitry (such as 32 and 16) for sensing the supply voltage and regulating current flow through the switch circuitry in response thereto, wherein the switch control circuitry comprises a three terminal regulator (16) configured as a voltage controlled current source to provide a control signal to control the switching circuit (see col. 3, lines 4-30), wherein an output of the regulator coupled to the supply voltage (104) such that a change in the supply voltage varies an output current from the regulator, and thereby varies an input current to the regulator from the control signal (18) is generated. Edwards only discloses an automobile electronic module not specifically an audio system. Neahr II et al disclose an example of an automobile electronic module (see fig. 1) in form of a speech synthesizer that uses an amplifier (18) to amplify audio input signals and provides these signals to a speaker (20). It would have been obvious to one having skill in the art at the time the invention was made to have used the speech synthesizer unit of Neahr, II et al as the electronic module of Edwards because Neahr II teaches that providing an audio warning to vehicle operator is beneficial (col. 1, lines 10-15).

4. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Edwards in view of Kiyoshi Inoue (USPN 3,604,885). Edwards discloses all limitations of claim 1

as discussed above, but does not disclose a plurality of transistors coupled in parallel. Kiyoshi Inoue discloses a plurality of transistors (4) coupled in parallel (shown in fig. 1). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the switch circuitry of Edwards to use a plurality of transistors in parallel as taught by Kiyoshi Inoue in order to increase current capability (col. 8, lines 17-19).

5. Claims 3 and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Edwards in view of Walker (USPN 4,887,021). Edwards discloses the pass transistor (32) is bipolar transistor, but do not disclose the transistor as claimed. Walker discloses transistor is MOSFETs including PMOS and NMOS transistor (see col. 9, lines 37-42). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the bipolar transistor of Edwards to use PMOS and NMOS transistors as taught by Walker in order to control current and voltage rise time (col. 4, lines 48-54).


### ***Conclusion***

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Danny Nguyen whose telephone number is (571)-272-2054. The examiner can normally be reached on Mon to Fri 8:00 AM to 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on (571)-272-2058. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DN  
DN  
6/4/2004



BRIAN SIRCUS  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800